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Abstract
This paper describes a programmable fuzzy con-
troller chip designed with mixed-signal IC tech-
niques. Its input and output signals are analog to
directly interact with the information from the real
world. The programmability interface is digital and
the output signal is also given in digital format to
allow easy embedding into digital processing environ-
ments. Experimental results from a prototype inte-
grated in a 2.4-µm CMOS process are included.
  I. Introduction
Fuzzy logic has raised a great interest especially in
the field of heuristic control. Those applications which
require real-time control and/or low area occupation and
power consumption demand hardware realizations of
fuzzy controllers (fuzzy chips). The kind of operation
involved in a fuzzy inference system (addition, bounded
difference, scaling, etc.) and the inherent low precision
of approximate reasoning make analog circuits very
suited for fuzzy chips, in particular those circuits based
on the current-mode techniques [1-3].
The control surface provided by a fuzzy controller
depends on the way of covering the input and output
universes of discourse with the membership functions of
fuzzy sets and the way of relating input (antecedents)
with output (consequents) via “IF-THEN” rules. Some
reported analog realizations provide fixed control
surfaces [3-4], while in other proposals these surfaces
are programmable [5-6]. In the last group, the analog
circuitry performs the computing operations and allows
a direct communication with the signals of the real
world. The digital part facilitates the programming
interface and provides a simple and safe mechanism to
storage the programmable parameters.
A significant advantage of a programmable fuzzy
chip is its capability to solve different control problems.
It can be adapted to provide a static control surface or
can be dynamically tuned in complex applications
which require time-varying control surfaces. In these
cases, one of the following tuning mechanisms,
illustrated in Figure 1, can be employed: (a) off-chip
manual tuning, (b) off-chip automatic tuning, governed
by a standard computer (in this case, the output of the
fuzzy controller is usually considered by the tuning
algorithm, so that a digital format of the output is also
convenient), and (c) on-chip automatic tuning.
This paper describes the architecture and building
blocks of a CMOS programmable fuzzy chip which
implements the Singleton or zero-order Sugeno´s
Method [5]. It accepts analog input signals and digital
words to program the control surface, and provides the
output in either a digital or analog format. These fea-
tures make it possible off-chip manual or automatic
techniques and allow the microcontroller to interact with
analog or digital subsequent systems. The mixed-signal
circuits to implement the different building blocks are
based on current-mode data converters and digital regis-
ters. To illustrate these ideas, experimental results of a
two-input one-output prototype with nine rules are
included.
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 Fig. 1: Work environment of a programmable fuzzy chip.
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  II. Architecture
The architecture of a fuzzy microcontroller greatly
depends on the fuzzy inference method. Since the
circuitry required is proportional to the complexity of
the method, the trend is to implement simplified
methods that define the membership functions of the
consequent fuzzy sets with a few parameters. Among
these simplified methods, the chip described in this
paper implements the Singleton or zero-order Sugeno´s
Method. In this method, a consequent fuzzy set is
represented by a single value, ci, that is related with the
position of the consequent membership function. Each
of these singletons is weighted by the sum of the
activation degrees, hi, of the rules where they appear.
The overall output results from a weighted average
extended to the number of rules, r :
(1)
The building blocks required are the following: (a)
membership function circuits (MFCs) to provide the
membership degree of the input signals to the fuzzy sets
of the antecedents; (b) connective operators (MIN,
MAX) to obtain the activation degrees of the rules, hi;
(c) circuits to define the singletons of the consequents
(CONSs), which also implement the fuzzy implication
operation (the product hici); and (d) a divider (DIV) to
calculate the output. Since internal signals in the chip
are represented by currents, addition is reduced to
connecting wires.
Unlike other analog realizations, where each rule
has its own MFCs, MIN, and CONS blocks, the
architecture here selected shares the MFCs and CONS
blocks by all the rules. Figure 2 illustrates this
matrix-like architecture for the case of two input signals.
This solution is advantageous when the number of rules
is large compared to the number of input fuzzy sets and
output singletons. This is the case when the complete
fuzzy rule set is implemented on-chip, as happens in the
prototype we have designed. This prototype has two
inputs that are covered by three fuzzy sets, thus giving
nine possible rules. The position and shape of each input
membership function are programmed by an 8-bit
digital word. The output universe of discourse is also
covered by three consequents, that is, three singletons,
which are programmed by a 4-bit word. Sharing
consequents avoids the possible repetition of CONS
blocks but requires additional information to define the
consequent of each rule, which is the purpose of the
digital bus for rule programming shown in Figure 2. In
the prototype that has been integrated, this information
is not required because the rule set was fixed to the
typical disposition shown in Figure 3.
  III. Building Blocks
Membership function circuits:
Input fuzzification is realized according to the
expression:
MFC(Iin) = Iref Θ m( | Iin- Iaux | Θ Isat ) (2)
where Θ is a rectification or bounded difference
operator.
The resulting triangular or trapezoidal membership
functions are defined by the parameters Iaux (central
point of the fuzzy label), Isat (saturation of the trapezoi-
dal function), and m (the slope of the membership func-
tion). Iref defines the maximum degree of pertenence
and Iin is the input signal. The MFC used to implement
equation (2) (Figure 4) is described in [7]. It contains
three current-mode D/A converters to program the posi-
tion (Iaux) and shape (Isat, m) of the membership func-
tions. To also accept input signals represented by
voltages, the V-to-I converter reported in [8] has been
employed. Figure 5 shows experimental results of the
fuzzification stage in our prototype. They illustrate dif-
ferent ways of covering the input universe of discourse
by changing the slope of the central triangular label and
the position of the extreme trapezoidal labels.
Connective circuits:
The activation degrees of the rules are calculated by
current-mode MAX operators based on the structure
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 Fig. 3: Typical set of rules used by many fuzzy controllers.
P, Z, and N design input and output fuzzy labels.
proposed by the authors and also described in [7]
(Figure 6a). They perform a minimum operation,
according to De Morgan´s law. Figure 6b shows
experimental results that illustrate the minimum
operation calculated between a central label and
different extreme labels.
Consequent circuits:
According to equation (1), all the activation
degrees, hi, associated with the same consequent are
scaled by the same singleton, ci. The circuits (CONS) to
implement this scaling are current-mode D/A converters
that perform as programmable multipliers (like those
shown in the dashed box of Figure 4). The wires
carrying the current-mode values hi are connected to the
input of its corresponding CONS block, so that the
addition operation is directly performed. Figure 7 shows
experimental results that illustrate how a particular
value of Σhi is scaled by different values of ci.
Divider circuit:
The final division in the current domain is
performed by a current-mode A/D converter. The input
to the converter is the numerator current, Σhici, while
the reference current is the denominator value, Σhi [9].
This makes the output digital word represent the analog
division:
(3)
An algorithmic A/D converter has been selected. It
consists of a cascade of identical alternating bit cells, as
shown in Figure 8. The current comparator proposed in
[10] is used with a double functionality: to compare the
input current to the bit cell, Ii, with the reference, Iden/2i,
and to convey the current Ii-Iden/2i (if Ii exceeds Iden/2i)
to the following cell.
A 5-bit A/D converter has been included in our
prototype, together with a current-mode D/A converter
to also provide an analog output. Figure 9 shows the
quantized analog signals at the microcontroller output (a
resistive load was connected to convert current to
voltage). These results are obtained by sweeping one of
the input signals and fixing the other to three different
values. The singletons were not superior to 0.5
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 Fig. 4: Schematic of a digitally programmable MFC.
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 Fig. 5: Experimental results showing the programmability of
the fuzzification stage.
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 Fig. 6: (a) Schematic of a current-mode multiple-input MAX
circuit. (b) Experimental results of the connective
stage.
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 Fig. 7: Experimental results showing the programmability of
the singleton in a consequent.
(Inum/Iden ≤ 0.5), so that the whole output range is
quantized in 17 steps (from 00000 to 10000 code).
  IV. Concluding Results
The die photograph of the integrated microcontrol-
ler is given in Figure 10. It occupies an active area of
1mm x 1.1mm in a 2.4-µm CMOS process. Input mem-
bership functions and consequent singletons can be pro-
grammed to provide different control surfaces. As an
example, Figure 11 illustrates one of them obtained
from experimental results. In this case, input currents to
the fuzzification stages (Ix, Iy) range from 0 to 32µA,
the output current (Io) ranges from 0 to 40.5µA, and the
time response was estimated about 2µs.
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 Fig. 9: Quantized analog signals measured at the microcon-
troller output. The dashed lines represent the ideal
division values.
 Fig. 10: Microphotograph of the CMOS microcontroller.
 Fig. 11:Experimental control surface for a particular set of
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